

SET  $V_1$  • VOLTAGE OF FIRST ERASE PULSE.  
 SET  $\Delta V$  • VOLTAGE INCREMENT AT EACH SUCCESSIVE ERASE PULSE.  
 SET  $t$  • TIME DURATION OF EACH ERASE PULSE.  
 SET  $I_{3^*}$  • CELL CONDUCTANCE IN FULLY ERASED STATE.  
 SET  $n_{MAX}$  • MAXIMUM NUMBER OF ERASE PULSES PER CYCLE.  
 N • NUMBER OF BITS NOT FULLY ERASED.  
 SET X • MAXIMUM NUMBER OF BITS NOT FULLY ERASED WHICH IS  
 ACCEPTABLE TO SYSTEM.  
 S • NUMBER OF FULL ERASE CYCLES EXPERIENCED BY THE BLOCK.




FIGURE 9





FIGURE 10



**FIGURE 11**

TABLE I. ARRAY OF FIGURE 10

$V_{CG}$	$V_D$	S				VERASE			
		UNSEL. CELL SEL. CELL SAME ROW	SEL. CELL SAME COL	UNSEL. CELL SAME ROW	SEL. CELL SAME COL	UNSEL. CELL SAME ROW	SEL. CELL SAME COL	UNSEL. CELL SAME ROW	SEL. CELL SAME COL
5V	5V	0V	1.5V	0V	1.5V	0V	0V	0V	0V
READ									
ERASE	0V	0V	0V	0V	0V	0V	0V	20V	20V (BLOCK ERASE)
PROGRAM	12V	12V	0V	8V	0V	8V	0V	0V	0V

FIGURE 12



TABLE II. VIRTUAL GROUND ARRAY OF FIGURE 11

V <sub>CG</sub>		V <sub>D</sub>		S		VERASE	
SEL. CELL	UNSEL. CELL	SEL. CELL	UNSEL. CELL	SEL. CELL	UNSEL. CELL	SEL. CELL	UNSEL. CELL
	SAME ROW		SAME COL.		SAME ROW		SAME COL.
READ	5V	5V	0V	1.5V	1.5V	0V	1.5V
ERASE	0V	0V	0V	0V	0V	0V	0V
PROGRAM	12V	12V	0V	8V	FLOAT	8V	-0V

FIGURE 13